

## MODULE DESCRIPTION FORM

نموذج وصف المادة الدراسية

**Digital fundamentals (CET1101) الاساسيات الرقمية**

**1<sup>st</sup> Semester الفصل الأول**

Module Information معلومات المادة الدراسية			
Module Title	Digital Fundamental		Module Delivery
Module Type	Core		<input checked="" type="checkbox"/> Theory <input type="checkbox"/> Lecture <input checked="" type="checkbox"/> Lab <input type="checkbox"/> Tutorial <input type="checkbox"/> Practical <input type="checkbox"/> Seminar
Module Code	CET1101		
ECTS Credits	6		
SWL (hr/sem)	150		
Module Level	First	Semester of Delivery	
Administering Department	CET	College	IUC
Module Leader	Prof. Hamza Al-Sewadi	e-mail	hamza.ali@iuc.edu.iq
Module Leader's Acad. Title	Assist Lecturer	Module Leader's Qualification	M.Sc.
Module Tutor	Usama Turkey Rasheed	e-mail	
Peer Reviewer Name	Woroud .Fadhil Abbass	e-mail	Wurood.fadhil@iuc.edu.iq
Scientific Committee Approval Date	10/07/2023	Version Number	1.0

Relation with other Modules العلاقة مع المواد الدراسية الأخرى			
Prerequisite module	None	Semester	
Co-requisites module	None	Semester	

Module Descriptions وصف المادة
This course describes why digital logic circuits have become ubiquitous and introduces approaches to the methodical design of such circuits. Decimal, Hexadecimal, and Binary number systems are described, and techniques are introduced for converting from one system to another. Binary codes for representing numerical and alphanumeric information are discussed. Basic definitions and common elements of binary logic systems are developed. Common representations of digital logic functions and circuits are introduced, including truth tables, waveform representations, schematics, distinctive symbols, and Boolean expressions

Module Aims, Learning Outcomes and Indicative Contents أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية
--

<p><b>Module Objectives</b> أهداف المادة الدراسية</p>	<ol style="list-style-type: none"> <li>To be able to deal with the number systems and codes.</li> <li>To understand the functionality of logic gates.</li> <li>To have a skill to use the logic gates in designing logic circuit.</li> <li>To have a skill to simplify the digital circuits.</li> <li>To learn the simplification process, Boolean expression, Demorgans law, and Karnaugh map.</li> <li>To understand the principles for designing logic circuit.</li> <li>To understand adder, subtractor, decoder, in-coder, multiplexer, demultiplexer, and comparator circuits.</li> </ol>
<p><b>Module Learning Outcomes</b> مخرجات التعلم للمادة الدراسية</p>	<ol style="list-style-type: none"> <li>Recognize each type of number systems.</li> <li>Identify the process of converting between number systems.</li> <li>Summarize the types of logic gates.</li> <li>Discuss the use of each gate.</li> <li>Describe the design of logic circuit by using logic gates.</li> <li>Explain the simplification processes.</li> <li>Explain Boolean expression and DeMorgan's law.</li> <li>Explain the Karnaugh map for different numbers of bits.</li> <li>Discuss the design of the logic circuit before and after simplification.</li> <li>Explain the combinational logic circuit.</li> <li>Identify the adder, subtractor, decoder, encoder, multiplexer, demultiplexer, comparator circuits, and code conversion.</li> <li>Identify the basic circuit elements and their applications</li> </ol>
<p><b>Indicative Contents</b> المحتويات الإرشادية</p>	<p>Indicative content includes the following.</p> <ul style="list-style-type: none"> <li>Number systems; decimal, binary, octal, and hexadecimal number system, conversion, operation. [8 hrs]</li> <li>Codes- excess-3, gray code, conversions, operations, complements [8 hrs]</li> <li>Logic gates-NOT, AND, OR, NOR, NAND, XOR, XNOR. [5 hrs]</li> <li>Logic simplification- Boolean theorem and DeMorgan's law. [10 hrs]</li> <li>Karnaugh map-SOP, POS, and don't care. [10 hrs]</li> <li>Arithmetic operations Part A- adder, parallel binary adder, subtractor, adder-subtractor. [10 hrs]</li> <li>Arithmetic operations Part B- multiplexer, demultiplexer, decoder, encoder, comparator, and code conversion. [10 hrs]</li> </ul>

<p><b>Learning and Teaching Strategies</b> استراتيجيات التعلم والتعليم</p>	
<p><b>Strategies</b></p>	<p>The main strategy that will be adopted in delivering this module is to encourage students' participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, practical laboratory experiments, interactive tutorials and by considering types of simple experiments involving some sampling activities that are interesting to the students.</p>

<p><b>Student Workload (SWL)</b> الحمل الدراسي للطلاب محسوب لـ ١٥ اسبوعا</p>			
<p><b>Structured SWL (h/sem)</b> الحمل الدراسي المنتظم للطلاب خلال الفصل</p>	<p><b>64</b></p>	<p><b>Structured SWL (h/w)</b> الحمل الدراسي المنتظم للطلاب أسبوعيا</p>	<p><b>4.26</b></p>
<p><b>Unstructured SWL (h/sem)</b> الحمل الدراسي غير المنتظم للطلاب خلال الفصل</p>	<p><b>86</b></p>	<p><b>Unstructured SWL (h/w)</b> الحمل الدراسي غير المنتظم للطلاب أسبوعيا</p>	<p><b>5.73</b></p>

<b>Total SWL (h/sem)</b> الحمل الدراسي الكلي للطالب خلال الفصل	<b>150</b>
---	------------

<b>Module Evaluation</b> تقييم المادة الدراسية					
Assessment		Time/ Number	Weight (Marks)	Week Due	Relevant Learning Outcome
<b>Formative assessment</b>	<b>Quizzes</b>	2	10% (10)	5 and 10	LO #1- 3, LO # 4 - 8
	<b>Assignments</b>	1	10% (10)	12	LO # 1-11
	<b>Projects / Lab.</b>	1	10% (10)	Continuous	LO # 1-12
	<b>Report</b>	1	10% (10)	Continuous	LO # 1-12
<b>Summative assessment</b>	<b>Midterm Exam</b>	2hr	10% (10)	10	LO # 1-10
	<b>Final Exam</b>	3hr	50% (50)	16	All
<b>Total assessment</b>			<b>100% (100 Marks)</b>		

<b>Delivery Plan (Weekly Syllabus)</b> المنهاج الاسبوعي النظري	
Weeks	Material Covered
<b>Week 1</b>	Number systems (decimal, binary, octal, conversions, operations)
<b>Week 2</b>	Number systems (hexadecimal, BCD, conversions, operations)
<b>Week 3</b>	Number systems (excess-3, gray code, conversions, operations, complements)
<b>Week 4</b>	Logic gates (AND, OR, NOT, NAND,NOR, XOR, XNOR)
<b>Week 5</b>	Logic simplification (Boolean theorem)
<b>Week 6</b>	Logic simplification (Demorgan's theorem)
<b>Week 7</b>	Karnaugh maps( 2-variables,3-variables,
<b>Week 8</b>	Karnaugh maps (4-variables (SOP,POS, don't care))
<b>Week 9</b>	Karnaugh maps (5-variables, (SOP,POS, don't care))
<b>Week 10</b>	Midterm exam
<b>Week 11</b>	Arithmetic operations
<b>Week 12</b>	Arithmetic operations (decoder, encoder)
<b>Week 13</b>	Arithmetic operations (Multiplexer, Demultiplexer)
<b>Week 14</b>	Arithmetic operations (comparators)

<b>Week 15</b>	Arithmetic operations (code conversion)
<b>Week 16</b>	Preparatory week before the final Exam

<b>Delivery Plan (Weekly Lab. Syllabus)</b> المنهاج الاسبوعي للمختبر	
<b>Weeks</b>	<b>Material Covered</b>
<b>Week 1</b>	Logic gates (NOT, AND,OR)
<b>Week 2</b>	Logic gates (NOR.NAND)
<b>Week 3</b>	Logic gates (XOR,XNOR)
<b>Week 4</b>	Boolean theorem
<b>Week 5</b>	Demorgan's law
<b>Week 6</b>	Karnaugh map
<b>Week 7</b>	sum-of-products , SOP
<b>Week 8</b>	Product of Sums POS, don't care
<b>Week 9</b>	Combinational circuit (half adder, full adder)
<b>Week 10</b>	Combinational circuit (Half subtractor, full subtractor)
<b>Week 11</b>	Decoder and Encoder circuits
<b>Week 12</b>	Multiplexer and Demultiplexer circuits
<b>Week 13</b>	Comparator circuit
<b>Week 14</b>	Code conversion circuits

<b>Learning and Teaching Resources</b> مصادر التعلم والتدريس		
	<b>Text</b>	<b>Available in the Library?</b>
<b>Required Texts</b>	Digital Fundamentals by Floyed	No
<b>Recommended Texts</b>	Fundamentals of Digital Logic with Verilog Design McGraw-Hill Education. Digital circuit analysis and design with Simulink modeling by Steven T. Karris	No
<b>Websites</b>		

<b>Grading Scheme</b> مخطط الدرجات				
<b>Group</b>	<b>Grade</b>	<b>التقدير</b>	<b>Marks %</b>	<b>Definition</b>

<b>Success Group (50 - 100)</b>	<b>A - Excellent</b>	امتياز	90 - 100	Outstanding Performance
	<b>B - Very Good</b>	جيد جدا	80 - 89	Above average with some errors
	<b>C - Good</b>	جيد	70 - 79	Sound work with notable errors
	<b>D - Satisfactory</b>	متوسط	60 - 69	Fair but with major shortcomings
	<b>E - Sufficient</b>	مقبول	50 - 59	Work meets minimum criteria
<b>Fail Group (0 - 49)</b>	<b>FX – Fail</b>	راسب (قيد المعالجة)	(45-49)	More work is required but credit awarded
	<b>F – Fail</b>	راسب	(0-44)	Considerable amount of work required

**Note:** Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.

